Skip to content

Support Syntax Highlighting for Verilog and VHDL

Created by: manuelgutierrezsigasi

cc @slimsag resolves https://github.com/sourcegraph/sourcegraph/issues/28259

Merge request reports

Loading